SN74SSTUB32864NMJR

Texas Instruments
595-74SSTUB32864NMJR
SN74SSTUB32864NMJR

Mfr.:

Description:
Buffers & Line Drivers 410-MHz 25-bit conf igurable registered

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 948

Stock:
948 Can Dispatch Immediately
Factory Lead Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Quantities greater than 948 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 1000)

Pricing (SGD)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
$17.71 $17.71
$13.87 $138.70
$12.91 $322.75
$11.87 $1,187.00
$11.37 $2,842.50
$11.06 $5,530.00
Full Reel (Order in multiples of 1000)
$10.79 $10,790.00
2,000 Quote
† A MouseReel™ fee of $10.00 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Buffers & Line Drivers
RoHS:  
SSTUB
18 Input
18 Output
Non-Inverting
LFBGA-96
- 8 mA
8 mA
200 uA
1.7 V
1.9 V
40 mA
- 40 C
+ 85 C
SMD/SMT
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Logic Type: Registered Buffer
Moisture Sensitive: Yes
Number of Channels: 25 Channel
Output Type: CMOS
Product Type: Buffers & Line Drivers
Propagation Delay Time: 1.6 ns
Series: SN74SSTUB32864
Factory Pack Quantity: 1000
Subcategory: Logic ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

USHTS:
8542390090
TARIC:
8542399000
ECCN:
EAR99

SN74SSTUB32864 25-Bit Configurable Register Buffer

Texas Instruments SN74SSTUB32864 25-Bit Configurable Register Buffer is designed for 1.7V to 1.9V VCC operation. In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive eighteen SDRAM loads. All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications.