STM32F042F4P6

STMicroelectronics
511-STM32F042F4P6
STM32F042F4P6

Mfr.:

Description:
ARM Microcontrollers - MCU Mainstream Arm Cortex-M0 USB line MCU 16 Kbytes of Flash 48 MHz CPU, USB, CAN &

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 11,633

Stock:
11,633 Can Dispatch Immediately
Factory Lead Time:
13 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:

Pricing (SGD)

Qty. Unit Price
Ext. Price
$3.98 $3.98
$2.97 $29.70
$2.50 $62.50
$2.39 $239.00
$2.29 $572.50
$2.24 $1,120.00
$2.14 $2,140.00
$2.07 $6,127.20
$2.04 $12,076.80

Product Attribute Attribute Value Select Attribute
STMicroelectronics
Product Category: ARM Microcontrollers - MCU
RoHS:  
STM32F042F4
SMD/SMT
TSSOP-20
ARM Cortex M0
16 kB
32 bit
12 bit
48 MHz
16 I/O
6 kB
2 V
3.6 V
- 40 C
+ 85 C
Tube
Analogue Supply Voltage: 2 V to 3.6 V
Brand: STMicroelectronics
Data RAM Type: SRAM
I/O Voltage: 1.65 V to 3.6 V
Interface Type: CAN, CEC, I2C, SPI, USART, USB
Number of ADC Channels: 12 Channel
Processor Series: STM32F0
Product: MCUs
Product Type: ARM Microcontrollers - MCU
Program Memory Type: Flash
Factory Pack Quantity: 1480
Subcategory: Microcontrollers - MCU
Tradename: STM32
Watchdog Timers: Watchdog Timer, Windowed
Unit Weight: 191 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

CNHTS:
8542319092
CAHTS:
8542310000
USHTS:
8542310025
JPHTS:
854231039
KRHTS:
8542311000
TARIC:
8542319000
MXHTS:
8542310302
ECCN:
3A991.a.2

STM32 32-Bit Arm® Cortex®-M MCUs

STMicroelectronics STM32 32-Bit Arm® Cortex®-M MCUs are based on the Arm Cortex-M processor and designed to offer new degrees of freedom to MCU users. The MCUs offer a 32-bit product range that combines very high performance, real-time capabilities, digital signal processing, and low-power, low-voltage operation. This is achieved while maintaining full integration and ease of development.