AD9546BCPZ

Analog Devices
584-AD9546BCPZ
AD9546BCPZ

Mfr.:

Description:
Clock Synthesizer/Jitter Cleaner Dual DPLL Digitized Clock Synchronizer

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 636

Stock:
636 Can Dispatch Immediately
Factory Lead Time:
10 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
This Product Ships FREE

Pricing (SGD)

Qty. Unit Price
Ext. Price
$60.69 $60.69
$52.04 $520.40
$49.72 $1,243.00

Product Attribute Attribute Value Select Attribute
Analog Devices Inc.
Product Category: Clock Synthesizer/Jitter Cleaner
RoHS:  
10 Output
500 MHz
CML, HCSL, LVDS
Differential, Single-Ended
LFCSP-48
1.7 V
1.89 V
- 40 C
+ 85 C
SMD/SMT
Tray
Brand: Analog Devices
Development Kit: AD9546/PCBZ
Operating Supply Current: 325 mA
Pd - Power Dissipation: 760 mW
Product: Clock Synchronizers
Product Type: Clock Synthesizers / Jitter Cleaners
Factory Pack Quantity: 260
Subcategory: Clock & Timer ICs
Type: DPLL Digitized
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

AD9546 Dual DPLL Digitized Clock Synchronizer

Analog Devices Inc. AD9546 Dual DPLL Digitized Clock Synchronizer combines digitized clocking technology that efficiently transports and distributes clock signals in systems. Digitized clocking on the AD9546 allows the design of flexible and scalable clock transport systems with well-controlled phase (time) alignment. The AD9546 is ideal for the design of network equipment that must meet the synchronization requirements for IEEE® 1588™ boundary clocks per ITU-T G.8273.2 Class D. Additionally, digitized clocking is also relevant in applications requiring the accurate transport of frequency and phase to multiple usage endpoints, such as, distributing synchronized system reference (SYSREF) clocks to an array of ADC channels.